Senior ASIC Verification Engineer, System Verilog jobb - alla lediga jobb

Nedan listar vi alla lediga jobb som matchar: Senior ASIC Verification Engineer, System Verilog. På Jobblediga.se kan du enkelt söka fler liknande jobb via datorn eller mobilen. Här hittar du också jobbtips när du söker jobb eller vill klättra i karriären.
Hittade inga lediga jobb på sökning: Senior ASIC Verification Engineer, System Verilog. Sök vidare
Några andra slumpade jobb:

1. Senior ASIC Verification Engineer, System Verilog- Ospecificerad arbetsort
   
   
2. Senior ASIC Verification Engineer, System Verilog- Ospecificerad arbetsort
   
   

Mer beskrivning

Senior ASIC Verification Engineer, System Verilog
The project scope is to develop new radio technology for 5G and some new radio based products for 4G. You will work with functional verification of new ASICs and FPGAs. The work will be carried out in close cooperation with RTL designers. The work includes: Verification planning Verification specification Verification environment (creation/adaptation/maintenance). Test case creation Usage of uVC´s Development of uVC´s (if needed) Usage of reference models (if needed) Constrained random testing Creation of Coverage matrix Writing Verification Reports Long experience from ASIC verification and test bench development Good knowledge of System Verilog and VHDL Experience from working with simulation tools such as Mentor and Cadence Experience from block level and sub-system level test benches using UVM Experience with version control systems English (verbal and writing) You will work as a consultant at our customers' sites paventia.se
Företag: Paventia AB
Ort: Ospecificerad arbetsort
Publicerad : 07-05
Sök fler jobb liknande: lediga Senior ASIC Verification Engineer, System Verilog jobb
Tillbaka till listan
Klicka här och sök jobb som: Senior ASIC Verification Engineer, System Verilog

Senior ASIC Verification Engineer, System Verilog
The project scope is to develop new radio technology for 5G and some new radio based products for 4G. You will work with functional verification of new ASICs and FPGAs. The work will be carried out in close cooperation with RTL designers. The work includes: Verification planning Verification specification Verification environment (creation/adaptation/maintenance). Test case creation Usage of uVC´s Development of uVC´s (if needed) Usage of reference models (if needed) Constrained random testing Creation of Coverage matrix Writing Verification Reports Long experience from ASIC verification and test bench development Good knowledge of System Verilog and VHDL Experience from working with simulation tools such as Mentor and Cadence Experience from block level and sub-system level test benches using UVM Experience with version control systems English (verbal and writing) You will work as a consultant at our customers' sites paventia.se
Företag: Paventia AB
Ort: Ospecificerad arbetsort
Publicerad : 10-10
Sök fler jobb liknande: lediga Senior ASIC Verification Engineer, System Verilog jobb
Tillbaka till listan
Klicka här och sök jobb som: Senior ASIC Verification Engineer, System Verilog

Sök lediga jobb Senior ASIC Verification Engineer, System Verilog

Skriv in ort, yrke eller relaterade ord till det jobb du söker:

Sök OrterBlekinge länDalarnas länGotlands länGävleborgs länHallands länJämtlands länJönköpings länKalmar länKronobergs länNorrbottens länSkåne länStockholms länSödermanlands länUppsala länVärmlands länVästerbottens länVästernorrlands länVästmanlands länVästra Götalands länÖrebro länÖstergötlands län
Visa 10 träffar15 träffar20 träffar30 träffar50 träffar

Söka jobb tips